Silicon germanium (SiGe) heterojunction transistors have been fabricated on bonded wafer, silicon-on-insulator (SOI) substrates. The devices have application in low power, radio-frequency electronics. The bonded wafer substrates incorporate poly-Si filled, deep trenches for isolation. A novel selective and non-selective low pressure chemical vapour deposition (LPCVD) growth process was used for the epitaxial layers. Experimental transistors exhibit good uniformity across the wafers and collector currents are seen to be ideal, showing the expected enhancement for the SiGe devices compared to Si. Anomalies in device characteristics at high current levels are investigated.
Introduction
Silicon germanium (SiGe) heterojunction transistors allow Si technology to penetrate lucrative radio-frequency application markets of mobile communications and local area networks. For the bipolar transistor, the silicon-on-insulator (SOI) technology brings advantages of reduced collector capacitance and reduced cross-talk for mixed signal circuits. In the context of BiCMOS, the CMOS circuitry gains much advantage from SOI; namely simplified process flow and latch-up immunity together with enhanced MOSFET device performance. In particular, the lower threshold voltage and low junction capacitance associated with SOI-CMOS is particularly suited to low-voltage, low power applications. The SiGe HBT also offers enhanced performance at lower current levels due to the collector current enhancement thus there are overall benefits for lower power, high performance SOI-BiCMOS circuits. BESOI (bond and etch back SOI) is preferred for HBT application due to the report here, early results for SiGe HBT on bonded wafer technology. Fabrication details are presented, followed by electrical results with proposed explanations for anomalies in the device characteristics.
Fabrication details
A schematic diagram of the SiGe HBT is shown in Fig. 1 . The bonded SOI wafers used feature a 1-mm buried oxide layer with the surface Si layer thinned to a nominal thickness of 1.5 mm. Deep, poly-Si filled trenches provide isolation through to the buried oxide layer. The patterned SOI layer is used to provide the heavily doped buried collector as well as the crystalline seed layer for subsequent epitaxial layer growth of the silicon collector and SiGe base layers. Before the silicon epitaxial growth 15 22
the SOI layer is implanted with a 5 3 10 cm dose of arsenic ions at an energy of 160 keV to form the buried collector contact layer. The transistor layers are grown using selective epitaxial growth (SEG) for the Si collector, followed in the same growth step by non-selective epitaxial growth (NSEG) for the p 1 SiGe base (nominally 12% Ge) and the n-Si emitter cap [2] . The selective Si collector was grown at 9008C and the non-selective SiGe base and Si emitter cap at 7508C. The advantages of this approach are that the basic transistor structure is grown in a single epitaxy step and the growth interface is kept away from the transistor active regions. Fig. 2 shows a TEM image of the SEG / NSEG layers after growth using silane-only epitaxy. Polycrystalline material can be seen over the field oxide and single-crystal material in the transistor active area. Good coverage is obtained over the edge of the field oxide. Transistor characteristics show good uniformity across the wafer implying good control of the Ge and B concentrations across the wafer during the non-selective SiGe growth.
Results and discussion
Fig . 3 shows a comparison of transistor Gummel plots from four representative wafers with bulk ([10) and SOI ([6, 8, 9) substrates. Wafers [6, 8, 10 contain HBT devices and [9 is an all-Si control device. We consider first the ideal region of current at medium bias levels with V 5 0.6 V.
BE
The bulk transistor (wafer 10) has a slightly higher (10%) collector current than the SOI transistors, which could be due to a difference in base doping, since the base sheet resistance of the bulk transistor was measured as 5.1 kV / sq, compared with 4.9 kV / sq for the SOI transistor. The collector currents of SiGe transistor are enhanced by a factor of |30 over that of the Si transistor. This compares with a calculated factor of 34 obtained from the measured SIMS profiles using the bandgap data of People [3] , the density of states data of Poortmans et al. [4] and the minority carrier mobility data of Richey et al. [5] . Fig. 4 shows Arrhenius plots for the ideal regime of operation. The zero Kelvin band-gap reduction of 90 meV, due to heavy doping and SiGe, is consistent with the above analysis. The base currents of SOI transistors are about 40% lower than that of the bulk transistor in the ideal region of the characteristics. From Fig. 4 , I (T ) in this regime shows activation energies of 
Conclusions
We have successfully demonstrated a process for realising SiGe HBTs on SOI, bonded wafer substrates. Collector current enhancement in agreement with theoretical prediction has been obtained in the medium bias regime. Strong evidence for high injection is presented for I but at relatively low C bias levels. This regime remains anomalous but could be a result of boron segregation into the surrounding SiO . HBT base current shows some non-ideality in the medium bias regime with an 2 anomalous turn-over effect apparent at higher biases. The mechanism is activated, follows a power law dependency and it is proposed that it is related to hole transport in non-crystalline regions possibly at the periphery of the device.
